SHERLOCK: Scheduling Efficient and Reliable Bulk Bitwise Operations in NVMs
Research output: Contribution to book/Conference proceedings/Anthology/Report › Conference contribution › Contributed › peer-review
Contributors
Abstract
Bulk bitwise operations are commonplace in application domains such as databases, web search, cryptography, and image processing. The ever-growing volume of data and processing demands of these domains often result in high energy consumption and latency in conventional system architectures, mainly due to data movement between the processing and memory subsystems. Non-volatile memories (NVMs), such as RRAM, PCM and STT-MRAM, facilitate conducting bulk-bitwise logic operations in-memory (CIM). Efficient mapping of complex applications to these CIM-capable NVMs is non-trivial and can even lead to slowdowns. This paper presents Sherlock, a novel mapping and scheduling method for efficient execution of bulk bitwise operations in NVMs. Sherlock collaboratively optimizes for performance and energy consumption and outperforms the state-of-the-art by 10× and 4.6×, respectively.
Details
| Original language | English |
|---|---|
| Title of host publication | Proceedings of the 61st ACM/IEEE Design Automation Conference, DAC 2024 |
| Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
| ISBN (electronic) | 9798400706011 |
| Publication status | Published - 7 Nov 2024 |
| Peer-reviewed | Yes |
Publication series
| Series | Proceedings - Design Automation Conference |
|---|---|
| ISSN | 0738-100X |
Conference
| Title | 61st ACM/IEEE Design Automation Conference |
|---|---|
| Abbreviated title | DAC 2024 |
| Conference number | 61 |
| Duration | 23 - 27 June 2024 |
| Website | |
| Location | Moscone West Center |
| City | San Francisco |
| Country | United States of America |
External IDs
| ORCID | /0000-0002-5007-445X/work/191036874 |
|---|---|
| ORCID | /0000-0001-9295-3519/work/191041739 |
Keywords
Sustainable Development Goals
ASJC Scopus subject areas
Keywords
- bulk-bitwise logic, Compute-in-memory, reliability, scheduling