Predicting Hardware Acceleration Through Object Caching in AMIDAR Processors
Research output: Contribution to book/Conference proceedings/Anthology/Report › Conference contribution › Contributed › peer-review
Contributors
Abstract
Dynamically reconfigurable architectures offer the opportunity to migrate software into hardware functional units at runtime. Architectures derived from the AMIDAR model exhibit such possibilities. In previous work we have shown how to identify heavily used code sequences and have also shown that it might be interesting to synthesize hardware for a set of methods of one class and also cache the state of particular objects in the synthesized hardware. In this paper we discuss a method to identify such objects at runtime and present a heuristics to select caching candidates in order to make optimal use of the limited storage resources.
Details
| Original language | English |
|---|---|
| Title of host publication | ARCS 2006 - 19th International Conference on Architecture of Computing Systems |
| Pages | 162-171 |
| Number of pages | 10 |
| Publication status | Published - 2006 |
| Peer-reviewed | Yes |
Publication series
| Series | GI-Edition : lecture notes in informatics. Proceedings |
|---|---|
| Volume | P081 |
| ISSN | 1617-5468 |
Conference
| Title | 19th International Conference on Architecture of Computing Systems, ARCS 2006 |
|---|---|
| Duration | 13 - 16 March 2006 |
| City | Frankfurt, Main |
| Country | Germany |