Dynamic bending reliability analysis of flexible hybrid integrated chip-foil packages
Research output: Contribution to book/conference proceedings/anthology/report › Conference contribution › Contributed › peer-review
Contributors
Abstract
With the emergence of the Internet-of-Things (IoT) and wearable devices in the recent years, Flexible Hybrid Electronics (FHEs) has attracted significant attention. Chip-foil packages (also known as flexible interposers) fabricated by integrating ultra-thin silicon ICs onto or embedded into polymer foils comprising of metal interconnects (wiring lines, through hole via interconnects etc.) for powering up the system and transmission of data signals / IO commands are ideal candidates for FHE integration. The principal advantages of chip-foil packages over standard Surface Mount Device (SMD) components are their bendability and conformability. However, the behavior of chip-foil packages under repeated bending must be analyzed in detail through extensive investigations to enable the transfer of the technology from research labs to industrial manufacturing platforms. Hence, we conducted two different types of bending tests to examine the repeated or dynamic bending reliability of the wiring lines and the via interconnects of the chip-foil packages. The experimental results highlight the need for design optimized dimensioning of the wiring lines and the via interconnects for manufacturing FHEs with high performance and good dynamic bending reliability. Such results complement the state-of-the-art information available regarding the electrical as well as mechanical reliability of chip-foil packages and are required as essential information for establishing guidelines for handling chip-foil packages during integration as well as for producing FHEs that are more reliable.
Details
Original language | English |
---|---|
Title of host publication | 2018 IEEE 20th Electronics Packaging Technology Conference (EPTC) |
Place of Publication | Singapore |
Publisher | IEEE Xplore |
Pages | 246-250 |
Number of pages | 5 |
ISBN (electronic) | 978-1-5386-7668-4, 978-1-5386-7667-7 |
ISBN (print) | 978-1-5386-7669-1 |
Publication status | Published - Dec 2018 |
Peer-reviewed | Yes |
Publication series
Series | Electronics Packaging Technology Conference (EPTC) |
---|
Conference
Title | 20th IEEE Electronics Packaging Technology Conference, EPTC 2018 |
---|---|
Duration | 4 - 7 December 2018 |
City | Singapore |
Country | Singapore |
External IDs
ORCID | /0000-0002-0757-3325/work/139064917 |
---|