Hardware/Software Co-design of 2D THz SAR Imaging for FPGA-based Systems-on-Chip
Research output: Contribution to conferences › Paper › Contributed › peer-review
Contributors
Abstract
This paper presents a novel embedded computing platform for 2D THz synthetic aperture radar (SAR) imaging targeting FPGA-based Systems-on-Chip. One of the key applications of the emerging THz SAR is an unmanned aerial vehicle (UAV) or mobile-robot based high-resolution environment mapping and profiling. Computational power along with energy consumption are the limiting factors with these mobile platforms. In this paper, a computing platform is proposed, which is suitable for stand-Alone UAV or mobile-robot based THz SAR sensing. A hardware/software co-design architecture is implemented using multiple hardware accelerators for the THz SAR compute-intensive kernels with a software-managed memory subsystem for large data size transfer between accelerators and external memory. The proposed hardware/software co-design is implemented and evaluated on a Xilinx Zynq MPSoC FPGA board. The experimental results are presented in terms of latency and energy consumption.
Details
Original language | English |
---|---|
Pages | 1-5 |
Number of pages | 5 |
Publication status | Published - 21 Jul 2022 |
Peer-reviewed | Yes |
Workshop
Title | Fifth International Workshop on Mobile Terahertz Systems 2022 |
---|---|
Abbreviated title | IWMTS 2022 |
Conference number | 5 |
Duration | 4 - 6 July 2022 |
Website | |
City | Duisburg |
Country | Germany |
External IDs
unpaywall | 10.1109/iwmts54901.2022.9832447 |
---|---|
Scopus | 85136130546 |
Mendeley | bd1ec6da-2a8a-313b-86e7-dd11c161129c |
ORCID | /0000-0002-8019-7936/work/142238034 |
ORCID | /0000-0003-2571-8441/work/142240529 |
Keywords
Sustainable Development Goals
ASJC Scopus subject areas
Keywords
- Embedded systems, Field Programmable Gate Arrays (FPGA), Radar imaging, Real-Time imaging, THz imaging