An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs
Research output: Contribution to book/conference proceedings/anthology/report › Conference contribution › Contributed › peer-review
Contributors
Abstract
Partial reconfiguration is a technique used to increase the flexibility of an FPGA-based system by reprogramming parts of the system dynamically without interrupting the operation of the other modules. Despite the runtime benefits offered by partially reconfigurable (PR) systems, creating and storing partial bitstreams (PBs) are becoming major concerns for system architects when the numbers of reconfigurable partitions (RPs) and PR modules (PRMs) increase. It takes significant amount of time to generate the PBs for PR systems with large number of RPs and PRMs. More importantly, when the mapping relationship between PRMs and RPs is many-to-many, several almost-identical PBs of one PRM must be stored separately which leads to inefficient utilization of the memory storage. Therefore, bitstream relocation is drawing interests from the research community as a viable solution. Yet almost none of the works are able to demonstrate a coherent method to not only create relocatable PBs for complex and large PRMs in variable-size RPs but also how to do that automatically to free the designer from the tedious and error prone manual processes. In this paper, we propose a new technique to fill that gap. The method is successfully developed for Xilinx Virtex 7 devices using Vivado design tool flow.
Details
Original language | English |
---|---|
Title of host publication | 2015 25th International Conference on Field Programmable Logic and Applications, FPL 2015 |
Publisher | IEEE Xplore |
Number of pages | 4 |
ISBN (electronic) | 9780993428005 |
Publication status | Published - 7 Oct 2015 |
Peer-reviewed | Yes |
Publication series
Series | International Conference on Field Programmable Logic and Applications (FPL) |
---|---|
ISSN | 1946-147X |
Conference
Title | 2015 25th International Conference on Field Programmable Logic and Applications |
---|---|
Abbreviated title | FPL 2015 |
Conference number | 25 |
Duration | 2 - 4 September 2015 |
City | London |
Country | United Kingdom |
Keywords
Research priority areas of TU Dresden
ASJC Scopus subject areas
Keywords
- bitstream relocation, FPGA, partial reconfiguration, Virtex-7, Vivado