A resource optimized Processor Core for FPGA based SoCs

Research output: Contribution to book/Conference proceedings/Anthology/ReportConference contributionContributedpeer-review

Contributors

Abstract

Modern FPGAs have become so affordable that they can be used to substitute ASICs in mass produced devices. Typically, the term configurable system on a chip (CSoC) is used for this kind of usage. A key component in such a CSoC is the processor core. Currently, several cores are available for FPGAs. 32 bit processors like MicroBlaze, NIOS 2 or OpenRisc require a lot of resources, whereas very small solutions like PicoBlaze or Lattice Mico8 are not capable of running reasonably complex software. Thus, there is a gap between these two extremes, which we want to fill with our development SpartanMC. This contribution describes its design objectives, architecture, tools, peripherals and compares it to other well known processor cores.

Details

Original languageEnglish
Title of host publicationProceedings - 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007
Pages51-58
Number of pages8
Publication statusPublished - 2007
Peer-reviewedYes

Conference

Title10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, DSD 2007
Duration29 - 31 August 2007
CityLubeck
CountryGermany