3rd place Cool Silicon Award 2015 for the excellent scientific publication „A High-voltage DC Bias Architecture Implementation in a 17 Gbps Low-power Common-cathode VCSEL Driver in 80 nm CMOS“