Rethinking on-chip DRAM cache for simultaneous performance and energy optimization
Publikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten › Beitrag in Konferenzband › Beigetragen › Begutachtung
Beitragende
Abstract
State-of-the-art DRAM cache employs a small Tag-Cache and its performance is dependent upon two important parameters namely bank-level-parallelism and Tag-Cache hit rate. These parameters depend upon the row buffer organization. Recently, it has been shown that a small row buffer organization delivers better performance via improved bank-level-parallelism than the traditional large row buffer organization along with energy benefits. However, small row buffers do not fully exploit the temporal locality of tag accesses, leading to reduced TagCache hit rates. As a result, the DRAM cache needs to be re-designed for small row buffer organization to achieve additional performance benefits. In this paper, we propose a novel tag-store mechanism that improves the Tag-Cache hit rate by 70% compared to existing DRAM tag-store mechanisms employing small row buffer organization. In addition, we enhance the DRAM cache controller with novel policies that take into account the locality characteristics of cache accesses. We evaluate our novel tag-store mechanism and controller policies in an 8-core system running the SPEC2006 benchmark and compare their performance and energy consumption against recent proposals. Our architecture improves the average performance by 21.2% and 11.4% respectively compared to large and small row buffer organizations via simultaneously improving both parameters. Compared to DRAM cache with large row buffer organization, we report an energy improvement of 62%.
Details
Originalsprache | Englisch |
---|---|
Titel | Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 |
Erscheinungsort | Lausanne |
Herausgeber (Verlag) | IEEE Xplore |
Seiten | 362-367 |
Seitenumfang | 6 |
ISBN (elektronisch) | 978-3-9815370-8-6, 978-3-9815370-9-3 |
ISBN (Print) | 978-1-5090-5826-6 |
Publikationsstatus | Veröffentlicht - 11 Mai 2017 |
Peer-Review-Status | Ja |
Publikationsreihe
Reihe | Design, Automation and Test in Europe Conference and Exhibition (DATE) |
---|---|
ISSN | 1530-1591 |
Konferenz
Titel | 20th Design, Automation and Test in Europe, DATE 2017 |
---|---|
Dauer | 27 - 31 März 2017 |
Stadt | Swisstech, Lausanne |
Land | Schweiz |
Externe IDs
ORCID | /0000-0002-5007-445X/work/141545568 |
---|