Offset-Compensation Systems for Multi-Gbit/s Optical Receivers
Publikation: Beitrag in Buch/Konferenzbericht/Sammelband/Gutachten › Beitrag in Buch/Sammelband/Gutachten › Beigetragen › Begutachtung
Beitragende
Abstract
Offset compensation (OC) systems are indispensable parts of multi-Gbit/s optical receiver (RX) frontends. Effects of offset are addressed in this chapter. The analytical expression for the highest lower-cut-off frequency of the OC with minimum impact on the sensitivity is found. Existing OC solutions are discussed. Then, a novel mixed-signal (MS) architecture is introduced which uses digital filtering of the signal, and current-digital-to-analog converters to compensate the static offset in the limiting amplifier. In the transimpedance amplifier both static and dynamic offset are compensated. By using two feedback loops and a continuous tracking the presented solution offers more functionality than other existing MS architectures. Three RX implementations, with RC, switched-capacitor (S-C) and with the MS-OC architectures, in the same 28 nm bulk-CMOS are compared quantitatively with measurements. The presented MS design reaches a lower-cut-off frequency of under 9 kHz, a dynamic range of over 1 mA, 3.2 μA residual input offset-current and it is compensating the RX via two feedback loops. The presented system offers a higher flexibility and functionality in implementation, as well as a very good compromise between area, precision and performance over the commonly used RC-filter and S-C filter based solutions.
Details
Originalsprache | Englisch |
---|---|
Titel | VLSI-SoC |
Redakteure/-innen | Carolina Metzler, Ricardo Reis, Pierre-Emmanuel Gaillardon, Giovanni De Micheli, Carlos Silva-Cardenas |
Herausgeber (Verlag) | Springer |
Seiten | 235-255 |
Seitenumfang | 21 |
ISBN (Print) | 9783030532727 |
Publikationsstatus | Veröffentlicht - 2020 |
Peer-Review-Status | Ja |
Publikationsreihe
Reihe | IFIP Advances in Information and Communication Technology |
---|---|
Band | 586 IFIP |
ISSN | 1868-4238 |
Konferenz
Titel | 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration |
---|---|
Kurztitel | VLSI-SoC 2019 |
Veranstaltungsnummer | 27 |
Dauer | 6 - 9 Oktober 2019 |
Stadt | Cuzco |
Land | Peru |
Externe IDs
ORCID | /0000-0002-1851-6828/work/142256630 |
---|
Schlagworte
Forschungsprofillinien der TU Dresden
ASJC Scopus Sachgebiete
Schlagwörter
- Limiting amplifier (LA), Lower-cut-off frequency, Mixed-signal control loop, Offset, Offset compensation, Optical receiver, Residual offset, Transimpedance amplifier (TIA)