Minimizing the effects of tolerance faults on hardware realizations of cellular neural networks
Publikation: Beitrag zu Konferenzen › Paper › Beigetragen › Begutachtung
Beitragende
Abstract
In this paper a procedure for minimizing the effects of tolerance faults in Cellular Neural Network (CNN) chips is presented. Therefore the simulation system SCNN was connected with the `CNN Prototyping System' (CPPS) for adjusting the parameter values of the cp300 CNN chip. Results showing the erroneous outputs of the VLSI chip are presented first, then a suitable way for adapting parameter directly to a CNN realization is presented.
Details
Originalsprache | Englisch |
---|---|
Seiten | 385-390 |
Seitenumfang | 6 |
Publikationsstatus | Veröffentlicht - 1998 |
Peer-Review-Status | Ja |
Extern publiziert | Ja |
Konferenz
Titel | Proceedings of the 1998 5th IEEE International Workshop on Cellular Neural Networks and Their Applications, CNNA |
---|---|
Dauer | 14 - 17 April 1998 |
Stadt | London, UK |
Externe IDs
ORCID | /0000-0001-7436-0103/work/142240255 |
---|