The electrostatic discharge (ESD)-performance of grounded-gate nMOS protection structures is analyzed for a standard 0.25 μm CMOS epitaxial layer based technology. The shortest gate lengths show unexpectedly lower ESD-thresholds. This leads to an optimum performance for longer gate length devices attributed to the trade off between power dissipation and melt volume of the parasitic bipolar.