Criticality-aware scrubbing mechanism for SRAM-based FPGAs

Publikation: Beitrag in Buch/Konferenzbericht/Sammelband/GutachtenBeitrag in KonferenzbandBeigetragenBegutachtung

Beitragende

  • Rui Santos - , National University of Singapore (Autor:in)
  • Shyamsundar Venkataraman - , National University of Singapore (Autor:in)
  • Anup Das - , National University of Singapore (Autor:in)
  • Akash Kumar - , National University of Singapore (Autor:in)

Abstract

Scrubbing has been considered as an effective mechanism to provide fault-tolerance in Static-RAM (SRAM)-based Field Programmable Gate Arrays (FPGAs). However, the current scrubbing techniques execute without considering the criticality and timing of the user tasks implemented in the FPGA. They often do not execute the scrubbing process in the right instant, which minimizes the probability of each task being executed without transient faults. Moreover, these current solutions are not adapted to the tasks' fault-tolerance requirements, since they may not properly protect the most critical tasks in the system. However, if they do it, they waste resources with the less critical tasks. In this paper, a new scrubbing mechanism is proposed. This new approach adapts the scrubbing mechanism to the tasks' execution, by a proper scheduling and according to their criticality. A proposed heuristic finds a feasible scrubbing schedule for each hardware task. Firstly, the minimum scrubbing periods are computed according to the criticality of each implemented hardware task. Secondly, a proper scrubbing schedule following the EDL (Earliest Deadline as Late as possible) algorithm is found, maximizing the reliability of the system. The experimental results show up to 79% improvements on the system reliability, achieved without wasting scrubbing resources.

Details

OriginalspracheEnglisch
Titel2014 24th International Conference on Field Programmable Logic and Applications, FPL 2014
Herausgeber (Verlag)IEEE Xplore
Seitenumfang8
ISBN (elektronisch)9783000446450
PublikationsstatusVeröffentlicht - 16 Okt. 2014
Peer-Review-StatusJa
Extern publiziertJa

Publikationsreihe

ReiheInternational Conference on Field Programmable Logic and Applications (FPL)
ISSN1946-147X

Konferenz

Titel2014 24th International Conference on Field Programmable Logic and Applications
KurztitelFPL 2014
Veranstaltungsnummer24
Dauer1 - 5 September 2014
OrtTechnische Universität München
StadtMünchen
LandDeutschland

Schlagworte

Forschungsprofillinien der TU Dresden

Bibliotheksschlagworte