A highly linear high-voltage compliant current output stage for arbitrary waveform generation

Publikation: Beitrag in Buch/Konferenzbericht/Sammelband/GutachtenBeitrag in KonferenzbandBeigetragenBegutachtung

Abstract

In this paper, a highly linear high-voltage compliant current output stage is presented. The circuit enables the utilization of a conventional 8 bit low-voltage current-steering digital-to-analog converter in a high-voltage environment. Based on the improved active-feedback cascode current mirror topology, several adaptions were implemented to optimize the circuit towards high linearity and high bandwidth. The proposed circuit provides 167 MHz bandwidth, which to the authors’ knowledge is the highest reported bandwidth for high-voltage compliant current mirrors. Moreover, with 0.49 LSB at 8 bit resolution it has, to the authors’ knowledge, the highest reported linearity to date. Additionally, it is high-voltage compatible for output voltages of up to 60 V and provides the widest output current range of 10 mA maximum output current. At the same time, the power consumption of the utilized cascode control loop was reduced by 92 % compared to the original topology.

Details

OriginalspracheEnglisch
TitelInternational Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) and 16th Conference on PhD Research in Microelectronics and Electronics (PRIME) 2021
Herausgeber (Verlag)VDE Verlag, Berlin [u. a.]
Seiten276-279
Seitenumfang4
ISBN (Print)978-3-8007-5588-2
PublikationsstatusVeröffentlicht - Juli 2021
Peer-Review-StatusJa

Konferenz

TitelSMACD / PRIME 2021; International Conference on SMACD and 16th Conference on PRIME
Dauer19 - 22 Juli 2021
Ortonline

Externe IDs

Scopus 85117375331

Schlagworte

Forschungsprofillinien der TU Dresden