Resource and Throughput Aware Execution Trace Analysis for Efficient Run-Time Mapping on MPSoCs

Publikation: Beitrag in FachzeitschriftForschungsartikelBeigetragenBegutachtung

Beitragende

  • Amit Kumar Singh - , University of York (Autor:in)
  • Muhammad Shafique - , Karlsruhe Institute of Technology (Autor:in)
  • Akash Kumar - , National University of Singapore (Autor:in)
  • Jörg Henkel - , Karlsruhe Institute of Technology (Autor:in)

Abstract

There have been several efforts on run-time mapping of applications on multiprocessor-systems-on-chip. These traditional efforts perform either on-the-fly processing or use design-time analyzed results. However, on-the-fly processing often leads to low-quality mappings, and design-time analysis becomes computationally costly for large-size problems and require huge storage for large number of applications. In this paper, we present a novel run-time mapping approach, where identification of an efficient mapping for a use-case is done by the online execution trace analysis of the active applications. The trace analysis facilitates for fast identification of the mapping while optimizing for the system resource usage and throughput of the active applications, leading to reduced energy consumption as well. By rapidly identifying the efficient mapping at run-time, the proposed approach overcomes the mappings' exploration time bottleneck for large-size problems and their storage overhead problem when compared to the traditional approaches. Our experiments show that on average the exploration time to identify the mapping is reduced 14 × when compared to state-of-the-art approaches and storage overhead is reduced by 92%. Additionally, energy and resource savings are achieved along with identification of high-quality mapping.

Details

OriginalspracheEnglisch
Aufsatznummer7128364
Seiten (von - bis)72-85
Seitenumfang14
FachzeitschriftIEEE transactions on computer-aided design of integrated circuits and systems
Jahrgang35
Ausgabenummer1
PublikationsstatusVeröffentlicht - Jan. 2016
Peer-Review-StatusJa
Extern publiziertJa

Schlagworte

Forschungsprofillinien der TU Dresden

Ziele für nachhaltige Entwicklung

Schlagwörter

  • Design space exploration (DSE), embedded systems, multiprocessor-systems-on-chip (MPSoCs), run-time mapping, throughput constraint