

Analysis and design of a 55–74 GHz ultra-compact low-noise amplifier using highly asymmetric transformers

Maximilian Becker,^{1,✉} Helmuth Morath,^{1,2}

Stefan Schumann,¹ and Frank Ellinger^{1,2}

¹Chair for Circuit Design and Network Theory, Technische Universität Dresden, Dresden, Germany

²Centre for Tactile Internet with Human-in-the-Loop (CeTI), Technische Universität Dresden, Dresden, Germany

✉ Email: maximilian_gottfried.becker@tu-dresden.de

This letter presents a low-noise amplifier with a 3 dB-bandwidth, from 55 to 74 GHz, excellent noise performance and low power consumption based on a three-stage common-source topology. For the first time to the authors' best knowledge, an analytical equation that also considers the gate–drain capacitance is derived for the employed shunt–series transformer feedback input matching network. To enable shunt–series transformer feedback matching without significant gain reduction a highly asymmetric transformer is designed. Furthermore, a compact transformer-implemented T-shaped output matching network is investigated to minimize the required area. To prove these concepts, the circuit has been fabricated in a 22 nm fully depleted silicon-on-insulator technology. Thanks to the transformer-based matching, an ultra-compact active footprint of 0.039 mm² is achieved. At a power consumption of 8.4 mW from a 0.41 V supply an average noise figure of 4.8 dB and a peak gain of 14.2 dB has been measured. In- and output matching better than –10 dB over the 19 GHz wide 3 dB-bandwidth are demonstrated.

Introduction: Due to the large available bandwidth and the use of small passive components, the V-band (40 to 75 GHz) is well suited for high-data-rate applications in directional [1–3] or wireless body-area network (WBAN) systems [4, 5]. Both applications require compact and low-power front-ends, usually incorporating a low-noise amplifier (LNA) in the receiver. While transmission-line-based LNA designs are more commonly used in the V-band [6–8] due to faster design times, lumped matching can reduce the chip size significantly and transformers can additionally improve performance [9–14]. For these it is important to have accurate design equations to accelerate the design phase. Accordingly, [13–16] analytically evaluates the commonly used shunt–series transformer feedback (SSTF) input matching network for a common-source (CS)-stage. However, the gate–drain capacitance C_{gd} , which has a significant impact in V-band designs in advanced technologies, is always neglected in these analytical approaches.

Therefore, this letter analyses the SSTF network considering C_{gd} and presents the design of a required highly asymmetric transformer. Additionally, a compact transformer-implemented T-shape output matching network and the corresponding design equations are investigated. To prove the concept, the circuit is fabricated in a 22 nm fully depleted silicon-on-insulator (FD-SOI) technology, which is ideal for millimeter-wave (mmWave) CMOS LNAs [8, 17–19].

Circuit design: The proposed LNA is shown in Figure 1. It consists of three CS-stages, which were chosen over the commonly used cascode structure due to lower noise [20] and the smaller required supply voltage.

Transistor biasing and sizing: The transistor finger width and drain current density have been chosen for a minimum noise figure at a high f_{max} . The effective total width is dimensioned to achieve a 50 Ω real part




Fig. 1 Schematic of the proposed LNA with shunt–series transformer feedback based on [14]




Fig. 2 (a) Input CS-stage with shunt–series transformer feedback [14] and (b) its small-signal equivalent circuit with 50 Ω source and load Z_{L1}

of the optimum noise impedance. This width is split over multiple devices to minimize the gate resistance [19] without significantly increasing the parasitic capacitances. A positive back-gate voltage V_b reduces the threshold voltage allowing to use a single voltage of only 410 mV for the front-gate voltages V_{g1} and V_{g2} , V_b and the supply voltage V_{dd} while maintaining the desired drain current. Local AC-shunt capacitors are employed for V_{g1} and V_{g2} . The pad-connection of V_{g1} , V_{g2} and V_{dd} is implemented using 0 Ω -lines [6, 21].

Shunt–series transformer feedback matching: To achieve a broadband simultaneous noise and power input match at a small footprint a SSTF network shown for the input stage in Figure 2a is used. From the simplified small-signal equivalent circuit considering C_{gd} with load Z_{L1} as shown in Figure 2b, an analytical formula for the input admittance has been derived and is shown in Equation 1, where $\sigma = 1 - k_{fs1}^2$. The required values of the transconductance g_m as well as C_{gd} and the gate–source capacitance C_{gs} of the equivalent circuit have been extracted from simulation of the properly biased and sized transistor using the PDK transistor compact model. To determine the transformer characteristics required for power matching to a 50 Ω source at 61 GHz, the reflection coefficient resulting from Equation 1 has been derived and numerically minimized within a range of L_{f1} , L_{s1} and k_{fs1} that is realizable on chip and limits the gain degradation due to source degeneration to a reasonable amount. With the determined optimum values the input impedance of the stage has been calculated and simulated. The results are compared in Figure 3a and show good agreement, whereas there is a significant deviation if neglecting C_{gd} . Figure 3b compares these determined optimum values with the, consequently very different, transformer characteristics calculated when neglecting C_{gd} ; and with the final fine-tuned values after considering layout parasitics. Hence, Equation 1 enables quick but accurate results without requiring time consuming optimization based on circuit simulations.

Subsequently, an appropriate transformer shown in Figure 3c has been designed utilising EM-simulations. To achieve the desired high coupling coefficient of the two very different inductances, a stacked design is

$$Y_{in} = \frac{[C_{gd}C_{gs}L_{f1}L_{s1}\sigma\omega^4 - ((L_{f1} + L_{s1})C_{gd}Z_{L1}g_m + (C_{gd} + C_{gs})L_{f1} + C_{gs}L_{s1} + 2(C_{gd}Z_{L1}g_m + C_{gs})\sqrt{L_{f1}L_{s1}}\sqrt{1-\sigma})\omega^2 + 1] + j[-(L_{f1}L_{s1}g_m\sigma + 2\sqrt{L_{f1}L_{s1}}C_{gs}Z_{L1}\sqrt{1-\sigma} + (L_{f1} + L_{s1})C_{gs}Z_{L1})C_{gd}\omega^3 + (C_{gd}Z_{L1} + L_{s1}g_m + \sqrt{L_{f1}L_{s1}}g_m\sqrt{1-\sigma})\omega]}{[C_{gd}C_{gs}L_{f1}L_{s1}Z_{L1}\sigma\omega^4 - (L_{s1}g_m\sigma + C_{gd}Z_{L1})L_{f1}\omega^2] + j[-(C_{gd}Z_{L1}g_m + C_{gs})\sigma L_{f1}L_{s1}\omega^3 + L_{f1}\omega]} \quad (1)$$




Fig. 3 (a) Comparison of input impedance of CS-input stage from 54 to 75 GHz calculated with Equation 1 and simulated with PDK transistor model; (b) Obtained transformer characteristics; (c) Final fine-tuned transformer layout




Fig. 4 (a) Ideal transformer and its equivalent circuit; (b) T-shaped inductor network for broadband output match; (c) Simulated output impedance from 54 to 75 GHz of proposed LNA with different matching networks

employed and the L_{f1} spiral is routed twice over a very wide L_{s1} coil. This leads to a lower quality factor compared to single inductors, but the resulting increase in NF is compensated by the inherently better noise performance of SSTF matching compared to simple inductive degeneration [15, 22]. The DC blocking capacitance C_{in} shifts the match centre from 61 to 52 GHz. The proposed LNA is well noise-matched over the 3 dB-bandwidth with less than 0.15 dB of NF attributed to noise mismatch according to simulation.

The output of the first two stages was initially matched to 50 Ω using a simple LC-network and for input matching of the consecutive stages the same SSTF network was employed. Starting from this, the inter-stage matching has been optimized using simulations to improve the bandwidth. Input and output impedance of a stage have a roughly conjugate complex frequency behaviour, resulting in a broadband matching.

Transformer-based T-network: For a broadband 50 Ω output match a T-shaped inductor network implemented as a single transformer is employed. Figure 4a shows an ideal transformer with primary inductance L_{pri} , secondary inductance L_{sec} and a coupling coefficient k and its equivalent circuit with the inductances L_1 , L_2 and M . Based on the respective equations any T-shape inductor network can be emulated with a transformer. This reduces the required area to almost a third. When transforming the output impedance of the gain stage Z'_{out} with the proposed matching network shown in Figure 4b, the combined impedance Z_{out} reads




Fig. 5 (a) LNA die photograph; (b) S-parameters and noise figure of proposed LNA

$$Z_{out} = \frac{1}{j\omega C_{out}} + j\omega L_2 + \frac{1}{\frac{1}{Z_{out} + j\omega L_1} + \frac{1}{j\omega M}}$$

$$= \frac{-\omega M(\text{Im}(Z'_{out}) + \omega L_1) + j\omega M \text{Re}(Z'_{out})}{\text{Re}(Z'_{out}) + j(\omega(L_1 + M) + \text{Im}(Z'_{out}))} + j\left(\omega L_2 - \frac{1}{\omega C_{out}}\right). \quad (2)$$

It should be noted that this network only matches capacitive outputs since the real part of Equation 2 is only positive for $\text{Im}(Z'_{out}) < 0$. When conjugate complex matching this to a load Z_L at the angular centre frequency ω_c there are two degrees of freedom. One degree is removed by choosing $L_1 + M = -\frac{\text{Im}(Z'_{out})}{\omega_c}$ which simplifies the analytical evaluation. Applying this to Equation 2 and considering the real and imaginary valued parts separately, allows calculating M and subsequently C_{out} as

$$M = \frac{1}{\omega_c} \sqrt{\text{Re}(Z_L) \text{Re}(Z'_{out})}, \quad (3)$$

$$C_{out} = \frac{1}{\omega_c(\omega_c(M + L_2) + \text{Im}(Z_L))}. \quad (4)$$

With the remaining degree of freedom L_2 could be set to zero. However, simulations show that a non-zero value for L_2 can result in a more broadband match because it partially compensates the change of Z_{out} due to C_{out} over frequency.

The proposed LNA is connected to a 50 Ω load, but the matching bandwidth can be further increased by targeting a more resistive and capacitive value for Z_L in Equations 3, 4 at the cost of a worse match at the centre frequency. This is visualized in Figure 4c which shows the output impedance of the LNA with $L_2 = 40$ pH matched with the proposed network designed for $Z_L = 50 \Omega$ as well as for $Z_L = (65 - 15i) \Omega$ at ω_c . Ultimately, a much broader matching compared to a basic LC-network is achieved at a similar footprint.

Measurements: To prove the aforementioned concepts, a chip was fabricated and experimentally characterized on-wafer in a laboratory. The fabricated chip is shown in Figure 5a and measures $539 \mu\text{m} \times 491 \mu\text{m}$ including pads while the core area is only $255 \mu\text{m} \times 154 \mu\text{m}$. V_{dd} , V_{g1} , V_{g2} and V_b have separate DC pads only for testing purpose. The LNA draws 20.5 mA from the 0.41 V supply. The S-parameter was measured with a 110 GHz vector network analyser. The NF measurements have been conducted separately above and below 60 GHz through the standard Y-factor method using a suitable noise source. Above 60 GHz, a custom E-band receiver has been used for detection.

Figure 5b shows the measured and simulated S-parameters and noise figure. The LNA exhibits a peak gain of 14.2 dB at 65 GHz. The 3 dB-bandwidth is 19 GHz from 55 to 74 GHz with both $|S_{11}|$ and $|S_{22}|$ below -10 dB. The minimum NF is 3.5 dB while the average NF within the 3 dB-bandwidth is 4.8 dB. The input 1 dB-compression point at 65 GHz is -17.5 dBm. Table 1 compares the results against state-of-the-art V-band CMOS LNAs.

Conclusion: Targeting a wideband low-noise design, the commonly used SSTF input matching network has been analysed also considering, for the first time to the authors' best knowledge, C_{gd} . To enable this

Table 1. Comparison with state-of-the-art V-band CMOS LNAs

	Tech	f_c^1 /GHz	V_{dd}/V	Gain/dB	min./avg. ² NF/dB	BW ³ /GHz	P_{dc} /mW	IP_{1dB} /dBm	Area (core)/mm ²	FoM ⁴
[14] MWCL 2012	90 nm CMOS	5	1	12.5	5.4/5.9 ⁵	6	4.4	-16	0.36 (0.047)	50
[12] ELL 2015	65 nm CMOS	62	1	30	4.6/4.7 ⁵	3.5 ^{5,6}	8.9	-30	0.49 (0.12 ⁵)	6
[23] ELL 2017	65 nm CMOS	56	1	14.9	5.7/6.1	16.7 ⁷	9.6	-21.4	0.59 (0.084 ⁵)	23
[10] JNM 2019	65 nm CMOS	57	1	17.4	4/4.3 ⁵	10.9	10	-14.5	0.26 (0.095 ⁵)	169
[24] BCICTS 2019	45 nm RF-SOI	64	1.2	22.2	3.3 ⁵ /NA	31 ⁸	30	-21.8	NA (1.13)	NA
[8] MWCL 2021	22 nm FD-SOI	59	0.85	18.1	4.4/4.9	18.3 ⁹	3.6	-21.1	0.39 (0.24 ⁵)	152
[11] MWCL 2022	28 nm CMOS	73	1.4	13.48	4.56/5.4 ⁵	6.6	3.64	-19.2	0.28 (0.088)	42
This work	22 nm FD-SOI	64	0.41	14.2	3.5/4.8	19	8.4	-17.5	0.26 (0.039)	102

¹centre frequency ²average over BW ³3 dB-bandwidth ⁴FoM = $\frac{\text{Gain}[\text{lin.}]-IP_{1dB}[\text{mW}]-\text{BW}[\text{MHz}]}{P_{dc}[\text{mW}]\cdot(F[\text{lin.}:\text{avg.}]^{-1})}$ ⁵estimated from figure ⁶ $|S_{11}| < -10$ dB ⁷ $|S_{11}| < -10$ dB only over 12 GHz of BW ⁸ $|S_{11}| < -10$ dB only over 17 GHz of BW ⁹ $|S_{11}| < -10$ dB only over 7 GHz of BW.

SSTF matching of CS-stages without considerable gain degradation, a compact very asymmetric transformer has been designed. Additionally, a compact transformer-based output matching network has been investigated. To prove the concept, an ultra compact low-power LNA has been demonstrated in a 22 nm FD-SOI technology. The proposed LNA covers the unlicensed bands between 55 and 74 GHz with a peak gain of 14.2 dB, an NF between 3.5 and 5.7 dB and input and output matching better than -10 dB.

Acknowledgements: This research was supported by the German Research Foundation (DFG, Deutsche Forschungsgemeinschaft) as part of Germany's Excellence Strategy – EXC 2050/1 – Project ID 390696704 – Cluster of Excellence “Centre for Tactile Internet with Human-in-the-Loop” (CeTI) of Technische Universität Dresden. The authors would like to thank GlobalFoundries for fabricating the chip in the University Program.

Conflict of interest: The authors declare no conflict of interest.

Data availability statement: The data that support the findings of this study are available from the corresponding author upon reasonable request.

© 2022 The Authors. *Electronics Letters* published by John Wiley & Sons Ltd on behalf of The Institution of Engineering and Technology.

This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

Received: 16 June 2022 Accepted: 21 August 2022

doi: 10.1049/ell2.12608

References

- Ruggeri, E., et al.: Multi-user V-band uplink using a massive MIMO antenna and a fiber-wireless IFOF fronthaul for 5G mm wave small-cells. *J. Light. Technol.* **38**(19), 5368–5374 (2020)
- Sowlati, T., et al.: A 60-GHz 144-element phased-array transceiver for backhaul application. *IEEE J. Solid-State Circuits* **53**(12), 3640–3659 (2018)
- Zihir, S., et al.: 60-GHz 64- and 256-elements wafer-scale phased-array transmitters using full-reticle and subreticle stitching techniques. *IEEE Trans. Microwave Theory Tech.* **64**(12), 4701–4719 (2016)
- Anjum, M.N., Wang, H., Fang, H.: Prospects of 60 GHz mm wave WBAN: A PHY-MAC joint approach. *IEEE Trans. Veh. Technol.* **69**(6), 6153–6164 (2020)
- Morath, H., et al.: Designing a 60 GHz sub-milliwatt transceiver for wireless body-area-networks. In: European Wireless 2021; 26th European Wireless Conference, pp. 1–6. IEEE, Piscataway, NJ (2021)
- Fritsche, D., et al.: Millimeter-wave low-noise amplifier design in 28-nm low-power digital CMOS. *IEEE Trans. Microwave Theory Tech.* **63**(6), 1910–1922 (2015)
- Karaca, D., et al.: A 53–117 GHz LNA in 28-nm FDSOI CMOS. *IEEE Microwave Wireless Compon. Lett.* **27**(2), 171–173 (2017)
- Morath, H.P.E., et al.: A 3.6 mW 60 GHz low-noise amplifier with 0.6 ns settling time for duty-cycled receivers. *IEEE Microwave Wireless Compon. Lett.* **31**(8), 977–980 (2021)
- Li, M.H., Wang, Y., Wang, H.: A 50-67-GHz ultralow-p LNA using double-transformer-coupling technique and self-resonant matching in 90-nm CMOS. *IEEE Microwave Wireless Compon. Lett.* **32**(1), 68–71 (2021)
- Yu, Y., et al.: A 10-mW 3.9-dB NF transformer-based V-band low-noise amplifier in 65-nm CMOS. *Int. J. Numer. Modell. Electron. Networks Devices Fields* **33**(3), e2576 (2019)
- Qiu, L., et al.: Ultralow Power E-Band Low-Noise Amplifier With Three-Stacked Current-Sharing Amplification Stages in 28-nm CMOS. *IEEE Microwave Wireless Compon. Lett.* **32**(6), 732–735 (2022)
- Kim, K.J., et al.: 60 GHz CMOS gain-booster LNA with transformer feedbacked neutraliser. *Electron. Lett.* **51**(18), 1461–1462 (2015)
- Huang, C.Y., Liu, J.Y.C.: 62–92 GHz low-noise transformer-coupled LNA in 90-nm CMOS. *Electron. Lett.* **54**(10), 634–636 (2018)
- Chang, P.Y., et al.: An ultra-low-power transformer-feedback 60 GHz low-noise amplifier in 90 nm CMOS. *IEEE Microwave Wireless Compon. Lett.* **22**(4), 197–199 (2012)
- Reiha, M.T., Long, J.R.: A 1.2 V reactive-feedback 3.1–10.6 GHz low-noise amplifier in 0.13 μ m CMOS. *IEEE J. Solid-State Circuits* **42**(5), 1023–1033 (2007)
- Leung, H.F., Luong, H.C.: A 1.2–6.6GHz LNA using transformer feedback for wideband input matching and noise cancellation in 0.13 μ m CMOS. In: 2012 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 17–20. IEEE, Piscataway, NJ (2012)
- Ong, S.N., et al.: A 22 nm FDSOI technology optimized for RF/mmWave applications. In: 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp. 72–75. IEEE, Piscataway, NJ (2018)
- Raskin, J.P.: SOI technologies for RF and millimeter-wave integrated circuits. In: 2021 IEEE Latin America Electron Devices Conference (LAEDC), pp. 1–5. IEEE, Piscataway, NJ (2021)
- Gao, L., Wagner, E., Rebeiz, G.M.: Design of E- and W-band low-noise amplifiers in 22-nm CMOS FD-SOI. *IEEE Trans. Microwave Theory Tech.* **68**(1), 132–143 (2020)
- Božanić, M., Sinha, S.: General low-noise amplifiers. In: *Millimeter-Wave Low Noise Amplifiers*, pp. 151–173. Springer, Cham (2018)
- Natsukari, Y., Fujishima, M.: 36mW 63GHz CMOS differential low-noise amplifier with 14GHz bandwidth. In: 2009 Symposium on VLSI Circuits, pp. 252–253. IEEE, Piscataway, NJ (2009)
- Khanpour, M., et al.: A wideband w-band receiver front-end in 65-nm CMOS. *IEEE J. Solid-State Circuits* **43**(8), 1717–1730 (2008)
- Li, Z., et al.: 60 GHz low-power LNA with high gm \times Rout transistor stages in 65 nm CMOS. *Electron. Lett.* **53**(4), 279–281 (2017)
- Lee, W.: A 48–79 GHz low-noise amplifier with broadband phase-invariant gain control in 45 nm SOI CMOS. In: 2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS), pp. 1–4. IEEE, Piscataway, NJ (2019)